DSP Processor Fund Archit Features: Architectures and by Phil Lapsley

By Phil Lapsley

This state-of-the-art, sensible consultant brings you an self sufficient, finished advent to DSP processor expertise. a radical educational and evaluate of DSP architectures, this ebook encompasses a wide diversity of modern day product choices in examples that illustrate DSP good points and features. This e-book is mainly valuable to digital platforms designers, processor architects, engineering managers, and product planners.

Show description

Read or Download DSP Processor Fund Archit Features: Architectures and Features PDF

Best mathematics books

Calculus for the Practical Man (2nd Edition)

This is often the quantity on calculus from the 'Mathematics for self-study' sequence via J E Thompson. It used to be initially released in 1931.

Selected papers of P.D. Lax

A popular mathematician who considers himself either utilized and theoretical in his technique, Peter Lax has spent so much of his specialist occupation at NYU, making major contributions to either arithmetic and computing. He has written numerous vital released works and has got quite a few honors together with the nationwide Medal of technological know-how, the Lester R.

Discrete Mathematics in Statistical Physics: Introductory Lectures

The e-book first describes connections among a few easy difficulties and technics of combinatorics and statistical physics. The discrete arithmetic and physics terminology are with regards to one another. utilizing the tested connections, a few fascinating actions in a single box are proven from a point of view of the opposite box.

Extra resources for DSP Processor Fund Archit Features: Architectures and Features

Example text

As digital signal processing-intensive applications increasingly move into the mainstream of computing and electronics products, general-purpose processors have begun to adopt some of the features of DSP processors to make them more suitable for DSP-intensive applications. For example, the Motorola/IBM PowerPC 601, the MIPS RIOOOO, the Sun UltraSPARC, and the Hewlett-Packard PA-7100LC general-purpose microprocessors are all able to perform a floatingpoint multiply-accumulate in one instruction cycle under certain circumstances.

Floating-point representations used in DSP processors, while somewhat longer and more elaborate than this example, are similar in structure. Note that the Implied mantissa bit is always assumed to be 1, and therefore Is never actually explicitly stored. 0. This guarantees that the precision of any floating-point value is no less than half of the maximum available precision. Thus, floating-point processors maintain very good precision with no extra effort on the part of the programmer. In practice, floating-point DSPs generally use a 32-bit format with a 24-bit mantissa and one implied integer bit, providing 25 bits of precision.

However, support for scaling the multiplier result in lieu of guard bits is sufficient for many applications. A few processors, such as the Texas Instruments TMS320Clx, lack both guard bits and the ability to efficiently scale the product register. This requires the multiplier input to be scaled to avoid overflow, which can result in significantly reduced precision. The lack of both accumulator guard bits and support for scaling the product register is a serious limitation in many situations. ALU DSP processor arithmetic logic units implement basic arithmetic and logical operations in a single instruction cycle.

Download PDF sample

Rated 4.32 of 5 – based on 45 votes